A 12-bit, 100 kS/s, PVT robust SAR ADC in 65 nm CMOS process

Ahmadlou M., Dundar G., DOĞAN H.

Microelectronics Journal, cilt.149, 2024 (Scopus) identifier

  • Yayın Türü: Makale / Tam Makale
  • Cilt numarası: 149
  • Basım Tarihi: 2024
  • Doi Numarası: 10.1016/j.mejo.2024.106258
  • Dergi Adı: Microelectronics Journal
  • Derginin Tarandığı İndeksler: Scopus
  • Anahtar Kelimeler: BSU, Low-power, Reset-efficient DAC switching method, SAR ADC
  • İstanbul Medipol Üniversitesi Adresli: Evet

Özet

We present a highly robust 12-bit, 100 kS/s Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) that excels in mitigating the effects of mismatch, temperature variations and process corners. A modified hybrid switching method is developed in design of the Capacitive Digital-to-Analog Converter (C-DAC) that saves 17 % of the DAC power consumption. Furthermore, we utilize a switched local feedback loop in the pre-amplifier circuit of the comparator that significantly minimizes the offset. Using this technique, the 3-sigma offset is reduced from 11.33 mV to 0.37 mV. Moreover, a high performance latched-based Bit Slice Unit (BSU) is proposed to preserve the successive codes during each conversion. Designed in 65 nm CMOS technology, the ADC operates in −55 °C to +125 °C temperature range, consuming only 1.55 μW with a 0.7V supply voltage and occupying a 0.6 mm2 area.